Art Unit: 2419

DETAILED ACTION

Claim Rejections - 35 USC § 103

1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the Examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the Examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

- 1. Determining the scope and contents of the prior art.
- 2. Ascertaining the differences between the prior art and the claims at issue.
- 3. Resolving the level of ordinary skill in the pertinent art.
- 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

Application/Control Number: 10/614,423

Art Unit: 2419

2. Claims 15, 21-25, 27-30, 45, and 47 rejected under 35 U.S.C. 103(a) as being unpatentable over Ramamurthy et al. (hereinafter Ramamurthy) (U.S. Patent Application Publication # 2003/0227926 A1) in view of Meempat et al. (hereinafter Meempat) (U.S. Patent Application Publication # 2003/0227932 A1).

Page 3

Consider **claim 15**, Ramamurthy discloses a method for scheduling data through a component in a network, the method comprising: allocating egress port bandwidth for each of a plurality of egress ports (107, output port module, figure 1) to various inputs (101, input port module, figure 1)([0068] lines 1-4); assigning credits (308, queue credits, figure 1, [0050] lines 6-14) to each of the various inputs (101, input port module, figure 1) in proportion to a predetermined bandwidth allocation ([0070] lines 1-3) for an egress port (107, output port module, figure 1); when an input requests (306, request generator, figure 3) access to an egress port ([0076] lines 1-4) and the input has at least one credit for the requested egress port, allowing the request to proceed to an arbiter (105, scheduler, figure 1) ([0090] lines 6-10); when an input receives a grant (1005, grant dispenser, figure 6B) of access to a requested egress port from the arbiter ([0079]), decrementing the credits of the input for the egress port by one ([0093]).

However, Ramamurthy may not expressly disclose when an input has zero credits for an egress port, disallowing any requests from the input for the egress port from proceeding to the arbiter and when all of the inputs have zero credits for the egress port, resetting the credits, comprising reassigning credits to each of the various inputs in proportion to the predetermined bandwidth allocation for the egress port.

Page 4

Nonetheless, in the same field of endeavor, Meempat discloses when an input has zero credits for an egress port, disallowing any requests from the input for the egress port from proceeding to the arbiter ([0020], [0021]); and when all of the inputs have zero credits for the egress port, resetting the credits, comprising reassigning credits to each of the various inputs in proportion to the predetermined bandwidth allocation for the egress port ([0054], [0055], [0069], [0080]).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate disallowing requests and resetting inputs with zero credits as taught by Meempat with the method as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Consider **claim 21**, Ramamurthy further discloses wherein the component comprises a packet switch (figure 1 and 4), and the various inputs comprise a plurality of ingress ports in the packet switch (figure 1, 4, and 5b), and wherein each egress port of the packet switch individually allocates bandwidth among the ingress ports ([0018]).

Consider **claim 22**, Ramamurthy further discloses wherein the component comprises an input queued with virtual output queuing ("IQ with VOQ") packet switch with a plurality of ingress ports such that each ingress port of the component comprises a virtual output queue for each egress port, and wherein the various inputs comprise the virtual output queues (figure 4, [0042]).

Consider **claim 23**, Ramamurthy further discloses wherein the component comprises an input queued with virtual output queuing ("IQ with VOQ") packet switch

Application/Control Number: 10/614,423

Art Unit: 2419

with a plurality of ingress ports such that each ingress port of the component comprises a plurality of virtual output queues, and wherein each of the virtual output queues corresponds to a combination of an egress port and at least one item selected from a group comprising a data class and a data priority (figure 4, [0042], [0049]).

Page 5

Consider claim 24, Ramamurthy discloses an apparatus for scheduling data through a network component, the apparatus comprising: a plurality of component ingress ports (101, input port module, figure 1), each comprising a plurality of ingress port queues (457, VOQ, figure 4); a plurality of ingress port processors (453, network processor, figure 4), each receiving requests for access to multiple component egress ports from the plurality of ingress port queues ([0043], [0090] lines 6-10)), wherein an ingress port processor (101, figure 3) in the plurality of ingress port processors includes, credit update circuitry (308, figure 3) to receive an initial number of credits for each queue, wherein the initial number of credits for a queue corresponds to an allocation of bandwidth by one egress port to one queue ([0050] lines 6-14, [0093]); request processing circuitry (306, request generator, figure 3) coupled to the credit update circuitry and coupled to receive a request from a queue for access to an egress port, wherein the request processing circuitry determines whether to allow the request to proceed to an arbiter (105, scheduler, figure 1) based on criteria including whether a requesting queue's number of credits is greater than a predetermined saturation value ([0107]).

However, Ramamurthy may not expressly disclose wherein the credit update circuitry reassigns the queue's number of credits to the initial number of credits responsive to the each queue's number of credits being zero.

Nonetheless, in the same field of endeavor, Meempat discloses wherein the credit update circuitry reassigns the queue's number of credits to the initial number of credits responsive to the each queue's number of credits being zero ([0054], [0055], [0069], [0080]).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate reassigning the queue with credits as taught by Meempat with the apparatus as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Consider **claim 25**, Ramamurthy discloses an apparatus for scheduling data through a network component, the apparatus comprising: a plurality of component ingress ports (101, input port module, figure 1), each comprising a plurality of ingress port queues (457, VOQ, figure 4); a plurality of ingress port processors (453, network processor, figure 4), each receiving requests for access to multiple component egress ports from the plurality of ingress port queues ([0043], [0090] lines 6-10)), wherein an ingress port processor (101, figure 3) in the plurality of ingress port processors includes, credit update circuitry (308, figure 3) to receive an initial number of credits for each queue, wherein the initial number of credits for a queue corresponds to an allocation of bandwidth by one egress port to one queue ([0050] lines 6-14, [0093]); request processing circuitry (306, request generator, figure 3) coupled to the credit update

circuitry and coupled to receive a request from a queue for access to an egress port, wherein the request processing circuitry determines whether to allow the request to proceed to an arbiter (105, scheduler, figure 1) based on criteria including whether a requesting queue's number of credits is greater than a predetermined saturation value ([0107]).

However, Ramamurthy may not expressly disclose wherein the apparatus is cooperative with a strict priority scheme that assigns data one of a plurality of priorities, and wherein all data on the ingress ports is assigned a same priority for purposes of determining whether to allow a request to proceed to the arbiter.

Nonetheless, in the same field of endeavor, Meempat discloses wherein the apparatus is cooperative with a strict priority scheme that assigns data one of a plurality of priorities, and wherein all data on the ingress ports is assigned a same priority for purposes of determining whether to allow a request to proceed to the arbiter ([0088], [0093]).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate a strict priority scheme assigning a same priority as taught by Meemphat with the apparatus as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Consider **claim 27**, Ramamurthy further discloses the apparatus further comprising: grant allocation circuitry that receives a grant from the arbiter granting access to an egress port and allocates the grant to one of a plurality of data classes

according to a predetermined allocation scheme (figure 6b, [0136], [0137]); request update circuitry coupled to the grant allocation circuitry to receive the allocated grant and new requests (figure 6b, [0128], [0138], [0139]); and request count circuitry coupled to the request update circuitry to receive the allocated grant and new requests and updating request counts for respective classes of data accordingly (figure 6b, [0138], [0139]).

Consider **claim 28**, Ramamurthy further discloses wherein the credit update circuitry is further coupled to receive the allocated grant and, in response, decrement a number of credits for a queue that was allocated the grant ([0138], [0139]).

Consider **claim 29**, Ramamurthy further discloses wherein the request processing circuitry is coupled to the credit update circuitry to receive current credit values for all of the queues (figure 5b, [0092]); the request processing circuitry is coupled to the egress ports to send a flow_done signal to each egress port to indicate that all queues for a respective ingress port have exhausted their allocations of that egress port's bandwidth ([0092]); and the request processing circuitry receives an egress_done signal from each egress port indicating that the respective egress port has no pending requests from any ingress ports ([0092], [0126]).

Consider **claim 30**, Ramamurthy further discloses wherein the credit update circuitry responds to the egress_done signal by resetting credits for each queue to the initial number ([0137], [0147]).

Consider **claim 45**, Ramamurthy discloses a method, comprising: assigning a plurality of credit values to each of a respective plurality of inputs in proportion to a

predetermined bandwidth allocation for an egress port (107, output port module, figure 1) ([0050] lines 6-14, [0093]); determining whether an input in the plurality of inputs requests (306, request generator, figure 3) access to the egress port ([0076]), [0077]); determining whether a credit value associated with the input is greater than zero ([0084], [0090], [0108]); allowing the request to proceed to an arbiter (105, scheduler, figure 1) responsive to the determining steps ([0049], [0050], [0084]); decrementing the credit value of the input for the egress port responsive to the input receiving a grant of access to the egress port from the arbiter ([0167] lines 10-14).

However, Ramamurthy may not expressly disclose reassigning the plurality of credit values to each of the respective plurality of inputs in proportion to the predetermined bandwidth allocation for the egress port responsive to the plurality of credit values being zero.

Nonetheless, in the same field of endeavor, Meempat discloses reassigning the plurality of credit values to each of the respective plurality of inputs in proportion to the predetermined bandwidth allocation for the egress port responsive to the plurality of credit values being zero ([0054], [0055], [0069], [0080]).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate reassigning the queue with credits as taught by Meempat with the apparatus as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Art Unit: 2419

Consider **claim 47**, Ramamurthy further discloses wherein the allowing step further includes allowing the request to proceed when no other inputs have pending requests for the egress port ([0076], [0084]).

3. Claims 16-20 and 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ramamurthy et al. (hereinafter Ramamurthy) (U.S. Patent Application Publication # 2003/0227926 A1) in view of Xu et al. (hereinafter Xu) (U.S. Patent # 7,324,452 B2).

Consider claim 16, Ramamurthy discloses a method for scheduling data through a component in a network, the method comprising: allocating egress port bandwidth for each of a plurality of egress ports (107, output port module, figure 1) to various inputs (101, input port module, figure 1)([0068] lines 1-4); assigning credits (308, queue credits, figure 1, [0050] lines 6-14) to each of the various inputs (101, input port module, figure 1) in proportion to a predetermined bandwidth allocation ([0070] lines 1-3) for an egress port (107, output port module, figure 1); when an input requests (306, request generator, figure 3) access to an egress port ([0076] lines 1-4) and the input has at least one credit for the requested egress port, allowing the request to proceed to an arbiter (105, scheduler, figure 1) ([0090] lines 6-10); when an input receives a grant (1005, grant dispenser, figure 6B) of access to a requested egress port from the arbiter ([0079]), decrementing the credits of the input for the egress port by one ([0167] lines 10-14), and allowing the request to proceed to the arbiter when no other inputs have pending requests for the egress port ([0050], [0090]).

However, Ramamurthy may not expressly disclose an input has a request for an egress port, the input has credits <= zero for the requested egress port.

Nonetheless, in the same field of endeavor, Xu discloses an input has a request for an egress port, the input has credits <= zero for the requested egress port (50, figure 4, column 5 lines 58-67).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate input credits that are less than zero as taught by Xu with the apparatus as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Consider claim 17, Ramamurthy discloses the method further comprising considering a priority assignment in allowing a request to proceed to an arbiter, including: assigning a first priority to requests from inputs that have credits >zero for the requested egress port ([0084], [0076]); and assigning a second priority, wherein second priority requests are only granted when no first priority requests are pending ([0084], [0076]), but may not expressly disclose the input has credits <= zero for the requested egress port.

Nonetheless, Xu further discloses the input has credits <= zero for the requested egress port (50, figure 4, column 5 lines 58-67).

Consider **claim 18**, Ramamurthy discloses the method further comprising, updating the credits, comprising adding credits in proportion to the predetermined bandwidth allocation to each of the various inputs ([0093], [0107]), but may not expressly disclose the input has credits <= zero for the requested egress port.

Nonetheless, Xu further discloses the input has credits <= zero for the requested egress port (50, figure 4, column 5 lines 58-67).

Consider **claim 19**, Ramamurthy discloses the method further comprising a maximum negative value, wherein the method further comprises, when an input has credits = maximum negative value for an egress port, disallowing any requests from the input for the egress port from proceeding to the arbiter ([0108], [0110]).

Consider **claim 20**, Ramamurthy discloses the method further comprising, updating the credits, comprising adding credits to the current credits for each of the various inputs in proportion to the bandwidth allocation for the egress port ([0093], [0107], [0138]), but may not expressly disclose the input has credits <= zero for the requested egress port.

Nonetheless, Xu further discloses the input has credits <= zero for the requested egress port (50, figure 4, column 5 lines 58-67).

Consider **claim 26**, Ramamurthy et al. discloses an apparatus for scheduling data through a network component, the apparatus comprising: a plurality of component ingress ports (101, input port module, figure 1), each comprising a plurality of ingress port queues (457, VOQ, figure 4); a plurality of ingress port processors (453, network processor, figure 4), each receiving requests for access to multiple component egress ports from the plurality of ingress port queues ([0043], [0090] lines 6-10)), wherein an ingress port processor (101, figure 3) in the plurality of ingress port processors includes, credit update circuitry (308, figure 3) to receive an initial number of credits for each queue, wherein the initial number of credits for a queue corresponds to an allocation of

bandwidth by one egress port to one queue ([0050] lines 6-14, [0093]); request processing circuitry (306, request generator, figure 3) coupled to the credit update circuitry and coupled to receive a request from a queue for access to an egress port, wherein the request processing circuitry determines whether to allow the request to proceed to an arbiter (105, scheduler, figure 1) based on criteria including whether a requesting queue's number of credits is greater than a predetermined saturation value ([0107]), wherein the apparatus is cooperative with a strict priority assignment scheme that assigns data one of a plurality of priorities, and wherein all of the data on the ingress ports is initially assigned one priority for purposes of determining whether to allow a request to proceed to the arbiter ([0084]), and the requesting queue is assigned a different priority that is lower than the initially assigned priority, such that the requesting queue's request is allowed to proceed to the arbiter when no other queue with the initially assigned priority has a pending request for the egress port ([0050], [0090]).

However, Ramamurthy may not expressly disclose when a requesting queue's number of credits is equal to or less than zero.

Nonetheless, in the same field of endeavor, Xu discloses when a requesting queue's number of credits is equal to or less than zero (50, figure 4, column 5 lines 58-67).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to incorporate input credits that are less than zero as

taught by Xu with the apparatus as disclosed by Ramamurthy for the purpose of effectively providing fairness, priority, and quality of service for scheduling.

Response to Arguments

4. Applicant's arguments filed, June 26, 2008, with respect to claims 15-30, 45, and 47 have been fully considered but they are not persuasive.

Consider claims 15, 24, 25, and 45, Applicant argues, on page 14 of the Remarks, that Meempat does not disclose "when all of the inputs have zero credits for the egress port, resetting the credits..."

The Examiner respectfully disagrees with Applicant's argument because as recited in the above rejection, Meempat does teach resetting the credits when all of the inputs have zero credits for the egress port. Meempat discloses a credit counter associated with input/output port pairs which decrements credit for the input and output involved in packet transactions (201, figure 2, [0055], [0069]). Further, when the credit counters decrement to zero, they are reloaded (reset) ([0054], [0080]). Therefore, Meempat does teach and suggest resetting credits when all of the inputs have zero credits for the egress port.

Consider claims 16 and 26, Applicant argues, on page 14 of the Remarks, that Ramamurthy, in view of Xu, does not disclose the additionally claimed "...and no other inputs have pending requests for the egress port, allowing the request to proceed to the arbiter and decrementing the credits of the input for the egress port by one."

Art Unit: 2419

The Examiner respectfully disagrees with Applicant's argument because as recited in the above rejection, Ramamurthy teaches that priority is given to any input queue (304, figure 4) request that has a cell over any queue that has no credits or in this case, negative credits ([0050], [0090]). In other words, verification is first made to make sure that any input queue with cells/request for transmission is allowed to proceed before a queue with negative or no credits is allowed to proceed with their request. Therefore, Ramamurthy, as modified by Xu, teaches and suggests an input with negative credits is allowed to proceed with its requests, when no other inputs have pending requests for transmission.

Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2419

to:

6. The prior art made of record and not relied upon is considered pertinent to Applicant's disclosure.

7. Any response to this Office Action should be **faxed to** (571) 273-8300 **or mailed**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Hand-delivered responses should be brought to

Customer Service Window Randolph Building 401 Dulany Street Alexandria, VA 22314

8. Any inquiry concerning this communication or earlier communications from the Examiner should be directed to Suk Jin Kang whose telephone number is (571) 270-1771. The examiner can normally be reached on Monday - Friday 8:00-5:00 EST.

If attempts to reach the Examiner by telephone are unsuccessful, the Examiner's supervisor, Chirag Shah can be reached on (571) 272-3144. The fax phone number for the organization where this application or proceeding is assigned is (571) 273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free) or 703-305-3028.

Art Unit: 2419

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist/customer service whose telephone number is (571) 272-2600.

/Suk Jin Kang/ Examiner, Art Unit 2619

October 17, 2008

/Chirag G Shah/ Supervisory Patent Examiner, Art Unit 2419